## **Document Title**

256Kx4 High Speed Static RAM(5V Operating), Revolutionary Pin out.

## **Revision History**

Rev.No.	<u>History</u>			Draft Data	<u>Remark</u>
Rev. 0.0	Initial release with I	Preliminary.		Apr. 22th, 1995	Preliminary
Rev. 1.0	Release to final Da 1.1. Delete Prelimir			Feb. 29th, 1996	Final
Rev. 2.0	Update D.C param 2.1. Update D.C pa Items Icc Isb Isb1		Updated spec. (12/15/17/20ns part) 150/145/145/140mA 25mA 8mA	Jul. 16th, 1996	Final
Rev. 3.0	3.1. Add Industrial ters as Comm 3.1.1. Add K6 3.1.2. Add ord 3.1.3. Add the 3.2. Add the test or 3.3. Add timing dia	perature Range parts. Temperature Range parts wercial Temperature Range portant remperature Range portain the second structure for the second structure for the second structure for the second structure structure for the second structure	oarts. rial Temperature Range. ndustrial Temp. Range. 5V±5% at 25°C	Jun. 2nd, 1997	Final
Rev. 4.0	4.1. Delete Industri 4.2. Delete TSOP2 4.3. Delete 17ns Pa	U U		Feb. 25th, 1998	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



A17 32

31 A16

30 A15

29 A14

28 A13

## 256K x 4 Bit (with OE)High-Speed CMOS Static RAM

#### **FEATURES**

- Fast Access Time 12, 15, 20ns(Max.)
- Low Power Dissipation Standby (TTL) : 25mA(Max.) (CMOS) : 8mA(Max.) Operating K6R1004C1A-12 : 150mA(Max.) K6R1004C1A-15: 145mA(Max.) K6R1004C1A-20: 140mA(Max.)
- Single 5.0V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- Fully Static Operation
- No Clock or Refresh required
- Three State Outputs
- · Center Power/Ground Pin Configuration
- Standard Pin Configuration
  - K6R1004C1A-J: 32-SOJ-400

#### GENERAL DESCRIPTION


The K6R1004C1A is a 1,048,576-bit high-speed Static Random Access Memory organized as 262,144 words by 4 bits. The K6R1004C1A uses 4 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAM-SUNG's advanced CMOS process and designed for highspeed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R1004C1A is packaged in a 400 mil 32-pin plastic SOJ.


#### **PIN CONFIGURATION**(Top View)

#### 2 A0 3 A1 4 A2 5 A3 CS 6 I/O1 7 Vcc 8 SOJ Vss 9 I/O2 1( WE 11 12 A4

N.C 1

## FUNCTIONAL BLOCK DIAGRAM





WE	Write Enable			
CS	Chip Select			
OE	Output Enable			
I/O1~I/O4	Data Inputs/Outputs			
Vcc	Power(+5.0V)			
Vss	Ground			
N.C	No Connection			



#### **ABSOLUTE MAXIMUM RATINGS\***

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	Vin, Vout	-0.5 to 7.0	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation	PD	1.0	W
Storage Temperature	Тѕтс	-65 to 150	°C
Operating Temperature	ТА	0 to 70	°C

\* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### RECOMMENDED DC OPERATING CONDITIONS(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	Vін	2.2	-	Vcc+0.5**	V
Input Low Voltage	VIL	-0.5*	-	0.8	V

\*  $V_{IL}(Min) = -2.0V a.c(Pulse Width \le 10ns)$  for  $I \le 20mA$ .

\*\* VIH(Max) = Vcc + 2.0V a.c (Pulse Width  $\leq$  10ns) for I  $\leq$  20mA.

#### **DC AND OPERATING CHARACTERISTICS**(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	ILI	VIN = Vss to Vcc		-2	2	μΑ
Output Leakage Current	Ilo	$\overline{CS}$ =VIH or $\overline{OE}$ =VIH or $\overline{WE}$ =VIL VOUT = Vss to Vcc				
Operating Current	Icc	Min. Cycle, 100% Duty	12ns	-	150	mA
		CS=VIL, VIN=VIH or VIL, IOUT=0mA	15ns	-	145	
		20n:		-	140	
Standby Current	lsв	Min. Cycle, CS=Vн	Min. Cycle, CS=Vн		25	mA
	ISB1	f=0MHz,		-	8	mA
Output Low Voltage Level	Vol	IoL=8mA		-	0.4	V
Output High Voltage Level	Vон	Іон=-4mА		2.4	-	V
	Voh1*	Іон1=-0.1mA		-	3.95	V

\* Vcc=5.0V±5%, Temp =25°C

#### **CAPACITANCE\***(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	Ci/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	6	pF

\* Capacitance is sampled and not 100% tested.





# AC CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.) TEST CONDITIONS

Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

Output Loads(B)

Output Loads(A)





\* Including Scope and Jig Capacitance

#### **READ CYCLE**

Parameter	Symbol	K6R1004C1A-12		K6R1004C1A-15		K6R1004C1A-20		Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	tRC	12	-	15	-	20	-	ns
Address Access Time	taa	-	12	-	15	-	20	ns
Chip Select to Output	tco	-	12	-	15	-	20	ns
Output Enable to Valid Output	tOE	-	6	-	7	-	9	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tolz	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	6	0	7	0	9	ns
Output Disable to High-Z Output	tohz	0	6	0	7	0	9	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	tPD	-	12	-	15	-	20	ns




#### WRITE CYCLE


Parameter	Symbol	K6R1004C1A-12		K6R1004C1A-15		K6R1004C1A-20		Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	12	-	15	-	20	-	ns
Chip Select to End of Write	tcw	8	-	10	-	12	-	ns
Address Setup Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	tAW	8	-	10	-	12	-	ns
Write Pulse Width(OE High)	tWP	8	-	10	-	12	-	ns
Write Pulse Width(OE Low)	tWP1	12	-	15	-	20	-	ns
Write Recovery Time	twR	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	6	0	7	0	9	ns
Data to Write Time Overlap	tDW	6	-	7	-	9	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns

#### TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH)



#### TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)






#### NOTES(READ CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to Voн or VoL levels.
  - 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with CS=VIL.
- 7. Address valid prior to coincident with  $\overline{\text{CS}}$  transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

#### twc Address tWR(5) taw OE tCW(3) cs tWP(2) tAS(4) WE tDW €tDH > High-Z Data in Valid Data tonz(6) High-Z(8) Data out


#### TIMING WAVEFORM OF WRITE CYCLE(1) (OE = Clock)

#### TIMING WAVEFORM OF WRITE CYCLE(2) (DE=Low Fixed)





#### TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)



#### NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition CS going high or WE going high. twp is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of  $\overline{CS}$  going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twe is measured from the end of write to the address change. twe applied in case a write ends as CS or WE going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase
- of the output must not be applied because bus contention can occur. 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle. 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

### FUNCTIONAL DESCRIPTION

CS	WE	OE	Mode	I/O Pin	Supply Current
н	Х	Х*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	lcc
L	Н	L	Read	Dout	lcc
L	L	Х	Write	DIN	lcc

\* X means Don't Care.



## PACKAGE DIMENSIONS

Units:millimeters/Inches

32-SOJ-400

